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Abstract-Residue Number System (RNS) is a valuable tool for 
fast and parallel arithmetic. It has a wide application in digital 
signal processing, fault tolerant systems, etc. In this work, we 
introduce the 3-moduli set {2n, 22n-1, 22n+1} and propose its 
residue to binary converter using the Chinese Remainder 
Theorem. We present its simple hardware implementation that 
mainly includes one Carry Save Adder (CSA) and a Modular 
Adder (MA). We compare the performance and area utilization 
of our reverse converter to the reverse converters of the moduli 
sets {2n-1, 2n, 2n+1, 22n+1} and {2n-1, 2n, 2n+1, 2n-2(n+1)/2+1, 
2n+2(n+1)/2+1} that have the same dynamic range and we 
demonstrate that our architecture is better in terms of 
performance and area utilization.  Also, we show that our reverse 
converter is faster than the reverse converter of {2n-1, 2n, 2n+1} 
for dynamic ranges like 8-bit, 16-bit, 32-bit and 64-bit however it 
requires more area.  
 
Index Terms—Residue arithmetic, Residue to binary converter, 
Chinese remainder theorem (CRT) 
 
I.  INTRIDUCTION 
  Residue Number System (RNS) arithmetic is a valuable        
tool for theoretical studies of fast arithmetic [5]. With its 
carry-free operations, parallelism and fault tolerance, RNS has 
been used in computer arithmetic since 1950s. These 
properties have made it very useful in some applications 
including digital signal processing and fault tolerant systems 
[4]. Different moduli sets have been presented for RNS that 
have different properties with regards to reverse conversion 
(Residue to Binary or R/B), Dynamic Range (DR) and 
arithmetic operations. The moduli of the forms 2n, 2n-1 and 
2n+1 are very popular according to their easy arithmetic 
operations. The most famous moduli set is {2n-1, 2n, 2n+1} 
and several methods have been proposed for its reverse 
conversion and the best method has been outlined in [11]. On 
the other hand, there are some other moduli sets that have 
greater dynamic ranges in comparison with this moduli set. 
They include; the moduli sets {2n-1, 2n, 2n+1, 2n+1-1} [2] and 
{2n-1, 2n, 2n+1, 2n+1+1} [3] that have the dynamic ranges of 4n 
and 4n+1 bits respectively. In [1], moduli set {2n-1, 2n, 2n+1, 
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22n+1} has been proposed that provides the dynamic range of 
2n× (24n-1). It has been shown that the reverse converter of 
this moduli set has superior area-time complexity in 
comparison with the reverse converters of [2] and [3]. In [9] 
the moduli set {2n, 2n-1, 2n+1, 2n-2(n+1)/2+1, 2n+2(n+1)/2+1} has 
been focused on which has the same dynamic range of 2n× 
(24n-1) and a new reverse converter has been proposed that is 
more efficient than the previous converters including [8] and 
[10].  In this paper, we introduce the moduli set {2n, 22n-1, 
22n+1} that has the same dynamic range as [1] and [9] but the 
reverse conversion can be carried out faster and it requires 
lower hardware area in comparison with [1] and [9]. Our 
reverse converter is faster than the reverse converter of [11] 
for dynamic ranges like 8-bit, 16-bit, 32-bit and 64-bit 
however it utilizes more area than the reverse converter of 
[11]. 
In Section II of this paper we provide a short background 
for RNS and also introduce the moduli set {2n, 22n-1, 22n+1}. 
In Section III, we present two lemmas and consider the 
reverse conversion scheme for the proposed moduli set using 
the presented lemmas and the CRT. In Section IV, we provide 
the hardware implementation of the reverse converter and in 
Section V we evaluate this converter and compare the results 
with similar works. Finally, in Section VI we present our 
conclusions.  
  
II.  BACKGROUND 
RNS is defined by a set S of N integers that are pair-wise 
relatively prime. That is 
S={m1, m2,…, mN}  
where gcd (mi, mj} =1 for i, j =1…N and i ≠ j and gcd means 
the greatest common divisor. 
Every integer X in [0, M-1] can be uniquely represented 
with a N-tuple where, 
1
N
i
i
M m
=
=∏  , 1 2( , ,..., )NX R R R→   
and 
ii m
R X= = (X mod im ) ; for i=1 to N 
The set S and the number Ri are called the moduli set and 
the residue of X modulo mi respectively. The arithmetic 
operations can be carried out independently for each modulo, 
that is 
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where •  denotes one of the arithmetic operations of addition, 
subtraction, and multiplication. 
Here, we propose the new moduli set {2n, 22n-1, 22n+1} and 
first, we show that this set meets the requirements of an RNS 
moduli set. 
Theorem 1: The set {2n, 22n-1, 22n+1} is a moduli set for 
RNS.  
Proof: We should show that the moduli are pair-wise 
relatively prime for any natural number n. Obviously, the first 
modulo is relatively prime to the other moduli therefore we 
only show that the second and the third moduli are relatively 
prime. We assume that gcd (22n-1, 22n+1) =d then we have 
 d│(22n-1) and d│(22n+1)  
therefore,  
d│(22n-1+22n+1) so d│(2×22n)  or we have d│(22n+1)   
so d = 1 or d = 2w (w≥1) but we know that d≠2w because 22n-1 
and 22n+1 are odd numbers so gcd (22n-1, 22n+1)=d=1.□ 
So our proposed moduli set can be used in RNS and we can 
consider its reverse converter.  
 
III. REVERSE CONVERTER 
In this section, we present the reverse converter of the 
moduli set {2n, 22n-1, 22n+1} but first, we provide two lemmas 
which are based on the properties that have been used in 
calculating the reverse converters [1][4][11].  
Lemma 1: The residue of a negative residue number (–v) in 
modulo (2n-1) is calculated by the one’s complement 
operation where 0≤v<2n-1. 
Lemma 2: The multiplication of a residue number v by 2P in 
modulo (2n-1) is carried out by P-bit circular left shift where P 
is a natural number. 
Now, to calculate the number X from its residues, we can 
apply the CRT. The CRT is formulated as;  
1
1
ˆ ˆ
i
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Assuming m1=2n, m2=22n-1 and m3=22n+1 we have 
4
1ˆ (2 1)
nm = − ; 22ˆ 2 (2 1)n nm = + ; 23ˆ 2 (2 1)n nm = −  (2)
Theorem 2: For the proposed moduli set, we have 
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Proof: For (3) we have: 
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Equation (1) can be rewritten as 
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where K is an integer number and depends on the value of X. 
By replacing (2)-(5) in (6) we have: 
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(7)
By dividing the both side of (7) by 2n and calculating the 
floor values in modulo (24n-1) we have 
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   In this case the number X can be computed by 
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   Equation (8) can be written as 
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or 
 
41 2 3 (2 1)2
nn
X
S S S −
⎢ ⎥ = + +⎢ ⎥⎢ ⎥⎣ ⎦  
(11)
where 
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Now, we consider (12)-(14) and simplify them for 
implementation in a VLSI system. It is necessary to note that 
ri,j means the j-th bit of Ri. 
 
Evaluation of S1: 
The residue R1 can be represented in 4n bits as follows; 
3  Bits
1 1,( 1) 1,1 1,000 00
n
nR r r r−=

" "  (15)
by applying Lemma 2 in modulo (24n-1) we have 
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and finally by applying Lemma 1 we have 
4
3  Bits
3
1 1,( 1) 1,1 1,0(2 1)
2 11 11n
n
n
nS R r r r−−= − × =

" "  (17)
wherer means the complement of r. 
 
Evaluation of S2: 
The residue R2 can be represented in 4n bits as follows; 
2  Bits
2 2,2 1 2,1 2,000 00
n
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we evaluate the two parts  of S2  separately using Lemma 2  
4
2  Bits
3 1
2 2, 2,1 2,0 2,(2 1) 2,( 1)(2 1)
1 Bits -1 Bits
2 00 00n
n
n
n n n
n n
R r r r r r− − +−
+
× =

" " "	
 	

(19)
 
4
2  Bits
1
2 2,(2 1) 2,1 2,0(2 1)
1 Bits -1 Bits
2 00 00 00 00n
n
n
n
n n
R r r r− −−
+
× =
" " "	
 	
  (20)
by adding (19) and (20) we have the final value of S2 as 
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that is a 4n-bit residue number. 
 
Evaluation of S3: 
The residue R3 can be represented in 4n bits as follows; 
2 1Bits
3 3,2 3,1 3,000 00
n
nR r r r
−
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for the two parts of S3 we use Lemma 2 and we write 
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for (24) we apply Lemma 1 and we have 
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therefore,  
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so, S3 includes two 4n-bit numbers that are S3,1 and S3,2. 
 
IV. HARDWARE IMPLEMENTAION 
To implement the reverse converter, four 4n-bit numbers 
should be summed up in modulo (24n-1). This requires a 2-
level Carry Save Adder (CSA) tree that includes two 4n-bit 
CSAs. Nevertheless by considering (17) and (27), it is clear 
that the 3n rightmost bits of S1 and also the n leftmost bits of 
S3,2 are ones. So, we replace the 3n rightmost bits of S3,2  with 
the same bits of S1. Based on this manipulation, the new 
numbers have been shown in (28) and (29). Consequently, 
now S3,2 contains 4n ones and we know that it is equivalent to 
zero in modulo (24n-1). Now, we have 3 numbers and 
therefore, the required 2-level CSA can be replaced by only 
one CSA. 
2 1Bits
1 1,( 1) 1,0 3,2 3,0
1Bits
11 11
n
n n
n
S r r r r
+
−
−
′ = " " "	
  
(28)
3  Bits
3,2
 Bits
11 1111 11
n
n
S =

" "	
  
(29)
Fig. 1 shows the hardware architecture of the reverse 
converter. The Operand Preparation (OP) component includes 
some wires and inverters and prepares the 4n-bit numbers for 
the Multi Operand Modular Adder (MOMA). The CSA tree 
includes only one 4n-bit CSA with End-Around Carry (EAC) 
[6].  The last component in MOMA is a Modular Adder (MA) 
and can be implemented using the methods of [6], [7] or [15]. 
The output of this adder is equivalent to ⎥⎦
⎥⎢⎣
⎢
n
X
2
 and 
consequently, X can be computed by using (9).  
 
High Dynamic Range 3-Moduli Set with Efficient Residue to Binary Converter  
 
 
Fig 1. Hardware architecture of the proposed reverse converter 
 
V. EALUATION AND COMPARISON 
Moduli sets of [1] and [9] provide the same dynamic range 
as our moduli set. So, in this section we compare two 
properties of our moduli set to the moduli sets of [1] and [9]; 
1) Time and area complexities of the reverse conversion and 
2) Time complexity of the arithmetic operations in their 
moduli. Finally, we compare our reverse converter to the 
reverse converter of a 3 moduli set proposed in [11].  Now, 
we compute the hardware utilization of our reverse converter 
in terms of adders and basic gates. As outlined in the previous 
section, we should sum up three 4n-bit numbers S 1, S2 and 
S3,1. For this purpose, one CSA which includes 4n Full Adders 
(FAs) is sufficient. But by considering the operands, it is clear 
that some of these FAs could be simplified further. For the (n-
1) rightmost bits, we need (n-1) pairs of XNOR/OR gates 
instead of (n-1) FAs, since one of the inputs of each FA is 1. 
Similarly, for the middle (2n-1) bits, we replace the (2n-1) 
FAs with (2n-1) pairs of XOR/AND gates, since one of the 
inputs of each FA is 0. For the rest of the bits, we use (n+2) 
FAs. Besides this MOMA, the operand preparation includes 
some wires and inverters. Ignoring the wires, it includes 
(3n+1) inverters. The total amount of the used hardware is 
shown in Table I. 
 
TABLE I 
 HARDWARE UTILIZATION OF THE REVERSE CONVERTER 
R/B Converter Our work [1] [9] [11] 
DR 2n×(24n-1) 2n×(24n-1) 2n×(24n-1) 2m×(22m-1) 
Inverters (OP) 3n+1 5n+3 4n 2m+1 
FAs n+2 7n+6 15n 2m 
XOR/AND Pairs 2n-1 2n-1 ≈7n - 
XNOR/OR Pairs n-1 4n ≈2n - 
Other - 2n-3  inverter - XOR+HA 
MUX - - One 4×1 Two 2×1 
MA 4n-bit 4n-bit  4n-bit  2m-bit 
 
 It is clear from Table I that our proposed reverse converter 
requires very low hardware area in comparison with the 
reverse converter of [1] and also our reverse converter is 
superior to the reverse converter of [9] which is the most 
efficient converter for the moduli set {2n, 2n-1, 2n+1, 2n-
2(n+1)/2+1, 2n+2(n+1)/2+1}. In [9], one 4×1 multiplexer is 
required for generating one of the 4n-bit operands of the CSA 
tree. So this operand can have four possible values and they 
would only contain fixed ones and zeros. To consider its 
associated CSA, we have assumed that the number of ones is 
approximately equal to the number of zeros and this 
assumption does not affect the comparison. The total delay of 
our reverse converter is the sum of the delays of three 
components: the operand preparation, CSA and MA. The 
delay of operand preparation is equal to the delay of a NOT 
gate. For the CSA, the delay is the delay of an FA. For the 
MA, different methods can be applied that have different 
delays [6][7][15]. Here we have used the modular adder of 
[15]. Adopting the unit gate delay [11][13]15], we assume 
tinv=tand=1, tmux=2, tFA=2, txor=2 and consequently using the 
mothod of [15], tMA(n)=2log2(n)+3. Table II shows the delays 
of the reverse converters. It can be concluded form Table II 
that we have eliminated the delay of two FAs in comparison 
with [1] and the delay of three FAs in comparison with [9]. In 
addition to this delay improvement, we have utilized much 
lower hardware than [1] and [9]. 
 
TABLE II 
DELAYS OF THE REVERSE CONVERTERS 
R/B  Delay Unit Gate Delay 
[1] tCLA(4n)+tNOT+ 
3tFA 
22 log ( ) 7 7n⎡ ⎤ + +⎢ ⎥  
[9] tCLA(4n)+tNOT+ 
4tFA 
22 log ( ) 7 9n⎡ ⎤ + +⎢ ⎥  
[11 ] tCLA(2m)+tNOT+ 
tMUX+ tFA 
2 2 2
2 2 2
2 log ( ) 7 5;  if log (2 ) log ( )       (1)
2 log ( ) 5 5;  if log (2 ) log ( ) 1  (2)
n n m
n n m
⎧ ⎡ ⎤ + + =⎪ ⎢ ⎥⎪⎪⎨⎪ ⎡ ⎤ + + = +⎪ ⎢ ⎥⎪⎩
 
Ours tCLA(4n)+tNOT+ tFA 22 log ( ) 7 3n⎡ ⎤ + +⎢ ⎥  
 
So far, we have shown that our converter has better area 
and time complexities than those of [1] and [9], but we have 
left one question unanswered. For an equal dynamic range, is 
a 4 or 5-moduli set always faster than a 3-moduli set? It is the 
magnitude of the largest modulo that dictates the speed of 
arithmetic operations; however, speed and cost do not just 
depend on the width of the residues but also depend on the 
moduli chosen [5]. Consequently, for the moduli set of [1], 
modulo 22n+1 determines the overall speed of the RNS.  The 
same is true for our proposed moduli set. Therefore our 
moduli set and the moduli set of [1], are both restricted to the 
time performance of modulo 22n+1. The moduli set of [9] 
includes two moduli of (2n-2(n+1)/2+1) and (2n+2(n+1)/2+1). Here, 
we compute the delay of addition in modulo (2n+2(n+1)/2+1) by 
using the method of [11] and we compare it to delay of 
addition in modulo (22n+1) that has been computed by using 
the method of [13]. Table III shows that addition in modulo 
(22n+1) is much faster than addition in modulo (2n+2(n+1)/2+1). 
So, we can conclude that although [9] has five moduli, it is not 
faster than our proposed moduli set. Therefore our moduli set 
MOMA 
R1 R2 R3 
Operand Preparation (OP) 
                    S 1                S2               S3,1           
4n-bit CSA  
4n-bit 1’s Complement Adder 
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outperforms both moduli sets of [1] and [9].  
 
 
TABLE III  
DELAY OF ADDITION IN TWO MODULI 
Addition in modulo (2n+2(n+1)/2+1) Addition in modulo (22n+1) 
 ≈4×log2(n)+7 2×log2(2n)+6=2×log2(n)+8 
 
In addition to comparing [1] and [9], we would like to 
compare our reverse converter to the reverse converters of 3-
moduli sets. In [14], it has been shown that moduli set {2n-1, 
2n, 2n+1} has the fastest and the most area efficient reverse 
converter among the other 3-moduli sets for the dynamic 
ranges of 8-bit, 16-bit, 32-bit and 64-bit. So, we compare our 
reverse converter to the reverse converter of [11] which is the 
most efficient reverse converter for {2n-1, 2n, 2n+1}. For the 
sake of a fair comparison, we consider the moduli set {2m-1, 
2m, 2m+1} where m is chosen in a way that provides similar 
dynamic ranges to our moduli set and more or less m can be 
the floor or ceiling value of 5n/3. By using this approximation, 
the hardware utilization of the reverse converter of [11] has 
been derived and included in Table I. In Table II, we have 
compared our reverse converter to the reverse converter of 
[11] considering two cases. In case (1) our reverse converter is 
faster than the reverse converter of [11] and it is worthwhile to 
mention that for example, for n in [1, 50], this case covers 
73% of dynamic ranges including  8-bit, 16-bit, 32-bit and 64-
bit. In case (2) which covers 26% of dynamic ranges, our 
reverse converter and the reverse converter of [11] have the 
same delay but [11] requires less hardware area. Table IV 
shows the area and delay comparison of the proposed reverse 
converter and that of the [11] using the unit-gate model where 
the hardware area utilization of the gates are 
ANOT=AAND=AOR=1 and AXOR=2. The hardware area 
utilization of the modular adder has been computed using the 
adder of [15]. 
 
TABLE IV 
COMPARISON OF REVERSE CONVERSION IN TWO 3-MODULI SETS 
DR n m Aours A[11] 
Extra 
Area% tours t[11] 
Speed -
up % 
8-bit 2 3 151 136 11.02 12 14 14.2 
16-bit 4 6 341 298 14.42 14 16 12.5 
32-bit 7 11 674 604 11.58 16 18 11.1 
64-bit 13 22 1400 1330 5.26 18 20 10 
 
It can be concluded that the comparison of our work and 
[11] is purely dictated by the chosen dynamic range. 
However, for the discussed dynamic ranges, our reverse 
converter is faster than the reverse converter of [11] while 
[11] requires less area. 
VI. CONCLUSION 
In this paper we proposed the moduli set {2n, 22n-1, 22n+1} 
and its reverse converter. This moduli set provides the 
dynamic range of 2n×(24n-1) and the implementation results 
have shown that its reverse converter has better area and time 
complexities in comparison with the moduli sets with the 
same dynamic ranges.  We also showed that for majority of 
the similar dynamic ranges, our reverse converter is faster 
than the reverse converter of {2n-1, 2n, 2n+1} but the reverse 
converter of {2n-1, 2n, 2n+1} has less area. 
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